

www.ti.com SBAS574 –JULY 2012

Low-Cost, 8-Channel, Integrated Analog Front-End for Metering Applications

Check for Samples: [ADS130E08](http://www.ti.com/product/ads130e08#samples)

-
-
- **Exceeds Class 1.0 Performance • Performance** *Performance Perminance Perminance*
-
-
-
-
-
- **• Programmable Gains (1, 2, and 8)** controlled trigger levels.
- **• DC Coupling:**
	-
	-
-
- **• Fault Detection Comparators**
- **• Four GPIO Pins**
- **• Internal and External Reference**
- **• Flexible Power-Down: STBY Mode**
- **• SPI™ Data Interface**
- **• Package: TQFP-64 (PAG)**
- **• Operating Temperature Range: –40°C to +105°C**

APPLICATIONS

- **• Industrial Power Applications:**
	- **– Three-Phase Metering**
	- **– Industrial Applications**

DESCRIPTION

The ADS130E08 is a multi-channel, simultaneous sampling, 16-bit, delta-sigma (ΔΣ) analog-to-digital converter (ADC) with a built-in programmable gain amplifier (PGA), internal reference, and an external oscillator interface.

1FEATURES The device incorporates commonly-required features in industrial metering applications. With high levels of **²³• Eight Differential Current and Voltage Inputs** integration and exceptional performance, the **• Eight Low-Noise PGAs and** ADS130E08 enables the creation of scalable **Eight High-Resolution ADCs** industrial power systems at significantly reduced size,

•• CMRR: –110 dB **CMRR:** –110 dB channel that can be independently connected to the **• Crosstalk: –105 dB** internally-generated signals for test, temperature, and **• THD: –108 dB** fault detection. The ADS130E08 operates at a data **•• Power: 750 µW/Channel** *Power: 750 µW/Channel n* internal to the device using the integrated **• Data Rates: 8 kSPS** comparators with digital-to-analog converter (DAC)-

Multiple devices can be cascaded in high channel **– Dual Supplies: +3 V to +5 V or** count systems in a daisy-chain configuration. These complete analog front-end (AFE) solutions are **– Bipolar Supply: ±2.5 V** packaged in a TQFP-64 package and specified over the industrial temperature range of –40°C to +105°C. **• Built-In Test Signals**

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Æ Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SPI is a trademark of Motorola.

All other trademarks are the property of their respective owners.

[ADS130E08](http://www.ti.com/product/ads130e08?qgpn=ads130e08)

SBAS574 –JULY 2012 **www.ti.com**

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

FAMILY AND ORDERING INFORMATION

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range, unless otherwise noted.

www.ti.com SBAS574 –JULY 2012

ELECTRICAL CHARACTERISTICS

Minimum and maximum specifications apply from –40°C to +105°C. Typical specifications are at +25°C. All specifications are at DVDD = 1.8 V, AVDD = 3 V, AVSS = 0 V, V_{REF} = 2.4 V, external f_{CLK} = 2.048 MHz, data rate = 8 kSPS, and gain = 1, unless otherwise noted.

ELECTRICAL CHARACTERISTICS (continued)

Minimum and maximum specifications apply from –40°C to +105°C. Typical specifications are at +25°C. All specifications are at DVDD = 1.8 V, AVDD = 3 V, AVSS = 0 V, V_{REF} = 2.4 V, external f_{CLK} = 2.048 MHz, data rate = 8 kSPS, and gain = 1, unless otherwise noted.

www.ti.com SBAS574 – JULY 2012

ELECTRICAL CHARACTERISTICS (continued)

Minimum and maximum specifications apply from –40°C to +105°C. Typical specifications are at +25°C. All specifications are at DVDD = 1.8 V, AVDD = 3 V, AVSS = 0 V, V_{REF} = 2.4 V, external f_{CLK} = 2.048 MHz, data rate = 8 kSPS, and gain = 1, unless otherwise noted.

THERMAL INFORMATION

PARAMETER MEASUREMENT INFORMATION

TIMING CHARACTERISTICS

NOTE: SPI settings are CPOL = 0 and CPHA = 1.

Figure 1. Serial Interface Timing

Figure 2. Daisy-Chain Interface Timing

Timing Requirements For and

[ADS130E08](http://www.ti.com/product/ads130e08?qgpn=ads130e08)

NSTRUMENTS

EXAS

www.ti.com SBAS574 –JULY 2012

PIN CONFIGURATION

PIN ASSIGNMENTS

Copyright © 2012, Texas Instruments Incorporated The Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS574&partnum=ADS130E08) Feedback 7

Texas
Instruments kj1

SBAS574 –JULY 2012 **www.ti.com**

PIN ASSIGNMENTS (continued)

[ADS130E08](http://www.ti.com/product/ads130e08?qgpn=ads130e08)

www.ti.com SBAS574 –JULY 2012

 $\frac{8}{2}$

400

G004

INPUT-REFERRED NOISE NOISE HISTOGRAM 350 5000 300 250 200 4000 nput-Referred Noise (µV) Input−Referred Noise (µV) 150 100 **Occurences** 3000 50 0 −50 2000 −100 −150 −200 1000 −250 −300 -350 $\frac{1}{0}$ $\overline{0}$ 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 \circ −400 −300 −200 −100 $\overline{5}$ 200 Time (s) G003 Input−Referred Noise (µV) **Figure 3. Figure 4. CMRR vs FREQUENCY THD vs FREQUENCY** −80 −75 A_{IN} = AVDD $-$ 0.3 V to AVSS + 0.3 V $Gain = 1$ Common-Mode Rejection Ratio (dB) Common−Mode Rejection Ratio (dB) $Gain = 2$ −80 −90 Total Harmonic Distortion (dB) Total Harmonic Distortion (dB) $Gain = 8$ −85 −100 −90 −110 −95 −120 −100 Gain = 1 −130 −105 $Gain = 2$ $Gain = 8$ -140 10 −110 L
10 10 100 1000 1000 10 100 1000 1000 Frequency (Hz) Frequency (Hz) G005 **Figure 5. Figure 6. POWER-SUPPLY REJECTION RATIO vs FREQUENCY INL vs PGA GAIN** 100 5 $Gain = 1$ 4 $Gain = 2$ 95 Intergal Nonlinearity (ppm) Intergal Nonlinearity (ppm) 3 $Gain = 8$ 2 90 1 PSRR (dB) 85 0 −1 80 −2 $Gain = 1$ −3 75 $Gain = 2$ −4 $Gain = 8$ $70\frac{L}{10}$ −5 10 100 1000 1000 −1 −0.8 −0.6 −0.4 −0.2 0 0.2 0.4 0.6 0.8 1 Frequency (Hz) Input (Normalized to Full−Scale) G007 **Figure 7. Figure 8.**

TYPICAL CHARACTERISTICS

All plots are at T_A = +25°C, AVDD = 3 V, AVSS = 0 V, DVDD = 1.8 V, internal VREFP = 2.4 V, VREFN = AVSS, external $clock = 2.048$ MHz, data rate = 8 kSPS, and gain = 1, unless otherwise noted.

G008

G006

EXAS ISTRUMENTS

G010

SBAS574 –JULY 2012 **www.ti.com**

TYPICAL CHARACTERISTICS (continued)

All plots are at T_A = +25°C, AVDD = 3 V, AVSS = 0 V, DVDD = 1.8 V, internal VREFP = 2.4 V, VREFN = AVSS, external $clock = 2.048$ MHz, data rate = 8 kSPS, and gain = 1, unless otherwise noted.

900 $AVDD = 3 V$ 800 $AVDD = 5V$ 700 Offset Drift (nV/°C) Offset Drift (nV/°C) 600 500 400 300 200 100 0 1 2 3 4 5 6 7 8 PGA Gain G012 **Figure 11. Figure 12.**

OVERVIEW

The ADS130E08 is a low-power, multichannel, simultaneously-sampling, 16-bit, delta-sigma (ΔΣ) analog-todigital converter (ADC) with an integrated programmable gain amplifier (PGA). This functionality make the ADS130E08 suitable for industrial power-metering applications.

The ADS130E08 has a highly-programmable multiplexer that allows for temperature, supply, and input short measurements. PGA gain can be chosen from one of three settings (1, 2, and 8). The ADCs in the device offer a data rate of 8 kSPS. Communication to the device is accomplished using an SPI-compatible interface. The device provides four general-purpose IO (GPIO) pins for general use. Multiple devices can be synchronized using the START pin.

The internal reference can be programmed to either 2.4 V or 4 V. Fault detection can be accomplished by using the integrated comparators, with programmable trigger-point settings. A detailed diagram of the ADS130E08 is shown in .

THEORY OF OPERATION

This section contains details of the ADS130E08 internal functional elements. The analog blocks are discussed first, followed by the digital interface. Blocks implementing power-specific functions are covered towards the end of this document.

Throughout this document, f_{CLK} denotes the CLK pin signal frequency, t_{CLK} denotes the CLK pin signal period, f_{DR} denotes the output data rate, t_{DR} denotes the output data time period, and f_{MOD} denotes the frequency at which the modulator samples the input.

EMI FILTER

An RC filter at the input acts as an electromagnetic interference (EMI) filter on all channels. The -3-dB filter bandwidth is approximately 3 MHz.

INPUT MULTIPLEXER

The ADS130E08 input multiplexers are very flexible and provide many configurable signal-switching options. shows a diagram of the multiplexer on a single channel of the device. VINP and VINN are separate for each of the eight blocks. This flexibility allows for significant device and sub-system diagnostics, calibration, and configuration. Switch settings for each channel are selected by writing the appropriate values to the CHnSET register (see the CHnSET: [Individual](#page-35-0) Channel Settings ($n = 1$ to 8) [Register](#page-31-0) in the Register Map section for details.)

(1) MVDD monitor voltage supply depends on channel number; see the Supply [Measurements](#page-12-0) (MVDDP, MVDDN) section.

Figure 15. Input Multiplexer Block for One Channel

www.ti.com SBAS574 –JULY 2012

Device Noise Measurements

[ADS130E08](http://www.ti.com/product/ads130e08?qgpn=ads130e08)

Setting CHnSET[2:0] = 001 sets the common-mode voltage of $\frac{1}{\text{VREFP}} + \text{VREFN}$ / 2] to both inputs of the channel. This setting can be used to test inherent device noise in the user system.

Test Signals (TestP and TestN)

Setting CHnSET[2:0] = 101 provides internally-generated test signals for use in sub-system verification at power-up. Test signals are controlled through register settings (see the CONFIG2: [Configuration](#page-33-0) Register 2 subsection in the [Register](#page-31-0) Map section for details). TEST_AMP controls the signal amplitude and TEST_FREQ controls switching at the required frequency. The test signals are multiplexed and transmitted out of the device at the TESTP and TESTN pins. A bit register (CONFIG2.INT TEST = 0) deactivates the internal test signals so that the test signal can be driven externally. This feature allows the calibration of multiple devices with the same signal.

Temperature Sensor (TempP, TempN)

The ADS130E08 contains an on-chip temperature sensor. This sensor uses two internal diodes with one diode having a current density 16x that of the other, as shown in . The difference in diode current densities yields a difference in voltage that is proportional to absolute temperature.

Figure 16. Temperature Sensor Measurement in the Input

As a result of the low thermal resistance of the package to the printed circuit board (PCB), the internal device temperature tracks the PCB temperature closely. Note that self-heating of the ADS130E08 causes a higher reading than the temperature of the surrounding PCB.

The scale factor of converts the temperature reading to degrees Celsius. Before using this equation, the temperature reading code must first be scaled to microvolts.

Temperature (°C) =
$$
\left(\frac{\text{Temperature Reading } (\mu \text{V}) - 168,000 \mu \text{V}}{394 \mu \text{V}/^{\circ}\text{C}}\right) + 25^{\circ}\text{C}
$$
 (1)

Supply Measurements (MVDDP, MVDDN)

Setting CHnSET[2:0] = 011 sets the channel inputs to different supply voltages of the device. For channels 1, 2, 5, 6, 7, and 8, (MVDDP – MVDDN) is [0.5(AVDD – AVSS)]; for channels 3 and 4, (MVDDP – MVDDN) is DVDD / 4. Note that to avoid saturating the PGA while measuring power supplies, the gain must be set to '1'.

ANALOG INPUT

The ADS130E08 analog input is fully differential. Assuming $PGA = 1$, the input (INP – INN) can span between $-V_{REF}$ to +V_{REF}. Refer to for an explanation of the correlation between the analog input and the digital codes. There are two general methods of driving the ADS130E08 analog input: single-ended or differential, as shown in and . Note that INP and INN are 180°C out-of-phase in the differential input method. When the input is singleended, the INN input is held at the common-mode voltage, preferably at mid-supply. The INP input swings around the same common voltage and the peak-to-peak amplitude is (common-mode + $1/2$ V_{REF}) and (commonmode – 1/2 V_{RFF}). When the input is differential, the common-mode is given by (INP + INN) $\overline{7}$ 2. Both INP and INN inputs swing from (common-mode + 1/2 V_{REF}) to (common-mode – 1/2 V_{REF}). For optimal performance, it is recommended that the ADS130E08 be used in a differential configuration.

Figure 17. Methods of Driving the ADS130E08: Single-Ended or Differential

Figure 18. Using the ADS130E08 in Single-Ended and Differential Input Modes

PGA SETTINGS AND INPUT RANGE

The PGA is a differential input and output amplifier, as shown in . The PGA has three gain settings (1, 2, and 8) that can be set by writing to the CHnSET register (see the CHnSET: [Individual](#page-35-0) Channel Settings ($n = 1$ to 8) [Register](#page-31-0) in the Register Map section for details). The ADS130E08 has CMOS inputs and, therefore, has negligible current noise. shows the typical bandwidth values for various gain settings. Note that only shows small-signal bandwidth. For large signals, performance is limited by PGA slew rate.

The PGA resistor string that implements the gain has 120 kΩ of resistance. This resistance provides a current path across the PGA outputs in the presence of a differential input signal. This current is in addition to the quiescent current specified for the device in the presence of a differential signal at the input.

Figure 19. PGA Implementation

analog antialiasing filters typically required with nyquist ADCs.

CM = common-mode range (2) For example:

Gain V_{MAX_DIFF}

If $V_{DD} = 3.3$ V, gain = 2, and $V_{MAX_DIF} = 1000$ mV, Then 1.2 V < CM < 2.1 V

 V_{MAX_DIF} = maximum differential signal at the PGA input

 $\frac{2}{2}$ > CM > AVSS + 0.2 +

maximum differential input signal, supply voltage, and PGA gain. describes this range.

Input Differential Dynamic Range

The differential (INP – INN) signal range depends on the analog supply and reference used in the system. shows this range.

Gain V_{MAX_DIFF} 2

The usable input common-mode range of the analog front-end depends on various parameters, including the

$$
\text{Max (INP - INN)} < \frac{V_{REF}}{\text{Gain}} \quad ; \qquad \text{Full-Scale Range} = \frac{\pm V_{REF}}{\text{Gain}} = \frac{2 \, V_{REF}}{\text{Gain}} \tag{3}
$$

For higher dynamic range, a 5-V supply with a 4-V reference (set by the VREF_4V bit of the [CONFIG3:](#page-33-1) [Configuration](#page-33-1) Register 3) can be used to increase the differential dynamic range.

ADC ΔΣ Modulator

Each ADS130E08 channel has a 16-bit, ΔΣ ADC. This converter uses a second-order modulator optimized for low-power applications. The modulator samples the input signal at the rate of $f_{MOD} = f_{CLK} / 8$. As in the case of any $\Delta\Sigma$ modulator, the ADS130E08 noise is shaped until f_{MOD} / 2, as shown in . The on-chip digital decimation filters also provide antialias filtering. This feature of the ΔΣ converters drastically reduces the complexity of

Normalized Frequency (f_{IN}/f_{MOD})

Input Common-Mode Range

[ADS130E08](http://www.ti.com/product/ads130e08?qgpn=ads130e08)

 $AVDD - 0.2 -$

where:

G001

DIGITAL DECIMATION FILTER

The digital filter receives the modulator output and decimates the data stream. A fixed sample rate of 8 kSPS, for all eight channels, is provided for simplicity. The digital filter on each channel consists of a third-order sinc filter.

Sinc Filter Stage (sinx / x)

The sinc filter is a variable decimation rate, third-order, low-pass filter. Data are supplied to this section of the filter from the modulator at the rate of f_{MOD} . The sinc filter attenuates the high-frequency noise of the modulator, then decimates the data stream into parallel data. The decimation rate affects the overall data rate of the converter.

shows the scaled Z-domain transfer function of the sinc filter.

$$
|H(z)| = \left| \frac{1 - Z^{-N}}{1 - Z^{-1}} \right|^3
$$

The frequency domain transfer function of the sinc filter is shown in .

$$
H(f) = \left| \frac{\sin\left(\frac{N\pi f}{f_{\text{MOD}}}\right)}{N \times \sin\left(\frac{\pi f}{f_{\text{MOD}}}\right)} \right|^3
$$

where:

 $N =$ decimation ratio (5)

(4)

[ADS130E08](http://www.ti.com/product/ads130e08?qgpn=ads130e08)

The sinc filter has notches (or zeroes) that occur at the output data rate and multiples thereof. At these frequencies, the filter has infinite attenuation. shows the sinc filter frequency response and shows the sinc filter roll-off. With a step change at the input, the filter takes 3 t_{DR} to settle. After a START signal rising edge, the filter takes t_{SETILE} time to output settled data. The settling time of the filters at various data rates is discussed in the [START](#page-22-0) subsection of the SPI [Interface](#page-19-0) section. and show the filter transfer function until f_{MOD} / 2 and f_{MOD} / 16, respectively, at different data rates. shows the transfer function extended until 4 f_{MOD}. The ADS130E08 passband repeats at every f_{MOD} . The input R-C antialiasing filters in the system should be chosen such that any interference in frequencies around multiples of f_{MOD} is attenuated sufficiently.

0

 -0.5

 -1

 -1.5

Gain (dB)

2 -

Figure 21. Sinc Filter Frequency Response Figure 22. Sinc Filter Roll-Off

Decimation Filters Until f_{MOD} **/ 2 Decimation Filters Until** f_{MOD} / 16

REFERENCE

shows a simplified block diagram of the ADS130E08 internal reference. The reference voltage is generated with respect to AVSS. When using the internal voltage reference, connect VREFN to AVSS.

(1) For V_{REF} = 2.4 V: R1 = 12.5 kΩ, R2 = 25 kΩ, and R3 = 25 kΩ. For V_{REF} = 4 V: R1 = 10.5 kΩ, R2 = 15 kΩ, and R3 = 35 kΩ.

Figure 26. Internal Reference

The external band-limiting capacitors determine the amount of reference noise contribution. For high-end systems, the capacitor values should be chosen such that the bandwidth is limited to less than 10 Hz so that the reference noise does not dominate system noise. When using a 3-V analog supply, the internal reference must be set to 2.4 V. In case of a 5-V analog supply, the internal reference can be set to 4 V by setting the VREF_4V bit in the CONFIG2: [Configuration](#page-33-0) Register 2.

Alternatively, the internal reference buffer can be powered down and VREFP can be driven externally. shows a typical external reference driver circuitry. Power-down is controlled by the PD_REFBUF bit in the [CONFIG3:](#page-33-1) [Configuration](#page-33-1) Register 3. This power-down is also used to share internal references when two devices are cascaded. By default, the device wakes up in external reference mode.

Figure 27. External Reference Driver

CLOCK

The ADS130E08 provides two device clocking methods: internal and external. Internal clocking is ideally suited for low-power, battery-powered systems. The internal oscillator is trimmed for accuracy at room temperature. Accuracy varies over the specified temperature range; refer to the Electrical [Characteristics](#page-2-0) for details. Clock selection is controlled by the CLKSEL pin and CLK EN register bit.

The CLKSEL pin selects either the internal or external clock. The CLK_EN bit in the CONFIG1 register enables and disables the oscillator clock to be output in the CLK pin. A truth table for these pins is shown in . The CLK_EN bit is useful when multiple devices are used in a daisy-chain configuration. During power-down, the external clock is recommended to be shut down to save power.

Table 2. CLKSEL Pin and CLK_EN Bit

DATA FORMAT

The ADS130E08 outputs 16 bits of data per channel in binary twos complement format, MSB first. The LSB has a weight of $[V_{REF}/(2^{15}-1)]$. A positive full-scale input produces an output code of 7FFFh and the negative fullscale input produces an output code of 8000h. The output clips at these codes for signals exceeding full-scale. summarizes the ideal output codes for different input signals.

Table 3. Ideal Output Code versus Input Signal

SPI INTERFACE

The SPI-compatible serial interface consists of four signals: CS, SCLK, DIN, and DOUT. The interface reads conversion data, reads and writes registers, and controls device operation. The DRDY output is used as a status signal to indicate when data are ready. DRDY goes low when new data are available.

Chip Select (CS)

CS selects the ADS130E08 for SPI communication. CS must remain low for the entire serial communication duration. After the serial communication is finished, always wait four or more t_{CLK} cycles before taking \overline{CS} high. When \overline{CS} is taken high, the serial interface is reset, SCLK and DIN are ignored, and DOUT enters a highimpedance state. DRDY asserts when data conversion is complete, regardless of whether $\overline{\text{CS}}$ is high or low.

Serial Clock (SCLK)

SCLK is the serial peripheral interface (SPI) serial clock. SCLK shifts commands in and shifts data out from the device. The serial clock features a Schmitt-triggered input and clocks data on the DIN and DOUT pins into and out of the ADS130E08.

Care should be taken to prevent glitches on SCLK while \overline{CS} is low. Glitches as small as 1 ns wide could be interpreted as a valid serial clock. After eight serial clock events, the ADS130E08 assumes an instruction must be interrupted and executed. If it is suspected that instructions are being interrupted erroneously, toggle CS high and back low to return the chip to normal operation. Issuing serial clocks in multiples of eight is also recommended. The absolute maximum SCLK limit is specified in the Serial [Interface](#page-5-0) Timing table.

For a single device, the minimum speed needed for SCLK depends on the number of channels, number of bits of resolution, and output data rate. (For multiple cascaded devices, see the *[Standard](#page-25-0) Mode* subsection of the Multiple Device [Configuration](#page-24-0) section.) For example, at 8 kSPS, the minimum serial clock rate must be 1.3 MHz.

Data can be retrieved either by putting the device in RDATAC mode or by issuing an RDATA command for data on demand. The SCLK rate limitation, as described by , applies to RDATAC mode. For the RDATA command, the limitation applies if data must be read in between two consecutive DRDY signals. assumes that there are no other commands issued in between data captures.

$$
t_{SCLK} < \frac{t_{DR} - 4 t_{CLK}}{152}
$$

(6)

Data Input (DIN)

The data input pin (DIN) is used along with SCLK to communicate with the ADS130E08 (using opcode commands and register data). The device latches data on DIN on the SCLK falling edge.

Data Output (DOUT)

The data output pin (DOUT) is used with SCLK to read conversions and register data from the ADS130E08. Data on DOUT are shifted out on the SCLK rising edge. DOUT goes to a high-impedance state when CS is high. In read data continuous mode (see the SPI Command [Definitions](#page-27-0) section for more details), the DOUT output line also indicates when new data are available. This feature can be used to minimize the number of connections between the device and system controller. shows the data output protocol for the ADS130E08.

Figure 28. SPI Bus Data Output

Data Retrieval

Data retrieval can be accomplished in one of two methods. The read data continuous command (see the RDATAC: Read Data [Continuous](#page-28-0) section) can be used to set the device in a mode to read data continuously without sending opcodes. The read data command (see the [RDATA:](#page-29-0) Read Data section) can be used to read just one data output from the device (see the SPI Command [Definitions](#page-27-0) section for more details). Conversion data are read by shifting data out on DOUT. The MSB of the data on DOUT is clocked out on the first SCLK rising edge. DRDY returns to high on the first SCLK falling edge. DIN should remain low for the entire read operation.

The number of bits in the data output depends on the number of channels and the number of bits per channel. For the ADS130E08, the number of data outputs is $[(24 \text{ status bits} + 16 \text{ bits} \times 8 \text{ channels}) = 152 \text{ bits}]$. The format of the 24 status bits is $(1100 + \text{FAULT}_STATP + \text{FAULT}_STATN + \text{bits}[7:4]$ of the GPIO: [General-](#page-36-0)[Purpose](#page-36-0) IO Register). The data format for each channel data is twos complement, MSB first. When channels are powered down using user register settings, the corresponding channel output is set to '0'. However, the channel output sequence remains the same.

The ADS130E08 also provides a multiple readback feature. Data can be read out multiple times by simply giving more SCLKs, in which case the MSB data byte repeats after reading the last byte. The DAISY IN bit in the CONFIG1: [Configuration](#page-32-0) Register 1 must be set to '1' for multiple readbacks.

Data Ready (DRDY)

DRDY is an output. When DRDY transitions low, new conversion data are ready. The CS signal has no effect on the data ready signal. DRDY behavior is determined by whether the device is in RDATAC mode or the RDATA command is being used to read data on demand. (See the RDATAC: Read Data [Continuous](#page-28-0) and [RDATA:](#page-29-0) Read [Data](#page-29-0) subsections of the SPI Command [Definitions](#page-27-0) section for further details). When reading data with the RDATA command, the read operation can overlap the next DRDY occurrence without data corruption.

The START pin or the START command is used to place the device either in normal data capture mode or pulse data capture mode. shows the relationship between DRDY, DOUT, and SCLK during data retrieval. DOUT is latched out at the SCLK rising edge; DRDY is pulled high at the SCLK falling edge. Note that DRDY goes high on the first SCLK falling edge, regardless of whether data are being retrieved from the device or a command is being sent through the DIN pin.

Figure 29. DRDY with Data Retrieval (CS = 0)

GPIO

The ADS130E08 has a total of four general-purpose digital input and output (GPIO) pins available in the normal mode of operation. The digital IO pins are individually configurable as either inputs or outputs through the GPIOC bits register. The GPIOD bits in the GPIO: [General-Purpose](#page-36-0) IO Register control the level of the pins. When reading the GPIOD bits, the data returned are the logic level of the pins, whether they are programmed as inputs or outputs. When the GPIO pin is configured as an input, a write to the corresponding GPIOD bit has no effect. When configured as an output, a write to the GPIOD bit sets the output value.

If configured as inputs, these pins must be driven (do not float). The GPIO pins are set as inputs after power-on or after a reset. shows the GPIO port structure. The pins should be shorted to DGND if not used.

Figure 30. GPIO Port Pin

Power-Down (PWDN)

When PWDN is pulled low, all on-chip circuitry is powered down. To exit power-down mode, take the PWDN pin high. Upon exiting from power-down mode, the internal oscillator and reference require time to wake up. During power-down, the external clock is recommended to be shut down to save power.

Reset (RESET)

There are two methods to reset the ADS130E08: pulling the RESET pin low, or sending the RESET opcode command. When using the RESET pin, take the pin low to force a reset. Make sure to follow the minimum pulse width timing specifications before taking the RESET pin back high. The RESET command takes effect on the eighth SCLK falling edge of the opcode command. On reset, 18 t_{CLK} cycles are required to complete initialization of the configuration registers to the default states and start the conversion cycle. Note that an internal RESET is automatically issued to the digital filter whenever the CONFIG1 Register is set to a new value with a WREG command.

START

The START pin must be set high or the START command sent to begin conversions. When START is low or if the START command has not been sent, the device does not issue a DRDY signal (conversions are halted).

When using the START opcode to control conversions, hold the START pin low. In multiple device configurations the START pin is used to synchronize devices (see the *Multiple Device [Configuration](#page-24-0)* subsection of the [SPI](#page-19-0) [Interface](#page-19-0) section for more details).

Settling Time

The settling time (t_{SETTL}) is the time required for the converter to output fully-settled data when the START signal is pulled high. When START is pulled high, DRDY is also pulled high. The next DRDY falling edge indicates that data are ready. shows the timing diagram and shows the data rate settling time. The settling time depends on f_{CLK} and is 1160 t_{CLK} . Note that when START is held high and there is a step change in the input signal, 3 t_{DR} is required for the filter to settle to the new value. Settled data are available on the fourth \overline{DRDY} pulse.

Figure 31. Settling Time

Continuous Mode

Conversions begin when the START pin is taken high or when the START opcode command is sent. As seen in , the DRDY output goes high when conversions are started and then goes low when data are ready. Conversions continue indefinitely until the START pin is taken low or the STOP opcode command is transmitted. When the START pin is pulled low or the stop command is issued, the conversion in progress is allowed to complete. and show the required DRDY timing to the START pin and the START and STOP opcode commands when controlling conversions in this mode. To keep the converter running continuously, the START pin can be permanently tied high.

(1) START and STOP opcode commands take effect on the seventh SCLK falling edge.

Figure 32. Continuous Conversion Mode

(1) START and STOP commands take effect on the seventh SCLK falling edge at the end of the opcode transmission.

Figure 33. START to DRDY Timing

Table 4. Timing Characteristics for

MULTIPLE DEVICE CONFIGURATION

The ADS130E08 is designed to provide configuration flexibility when multiple devices are used in a system. The serial interface typically needs four signals: DIN, DOUT, SCLK, and CS. With one additional chip select signal per device, multiple devices can be connected together. The number of signals needed to interface n devices is $3 + n$.

When using multiple devices, the devices can be synchronized with the START signal. The delay from START to the DRDY signal is fixed for a fixed data rate (see the *[START](#page-22-0)* subsection of the *SPI [Interface](#page-19-0)* section for more details on settling times). shows the behavior of two devices when synchronized with the START signal.

There are two ways to connect multiple devices with an optimal number of interface pins: cascade mode and daisy-chain mode.

Figure 34. Synchronizing Multiple Converters

Cascade Mode

a shows a configuration with two devices cascaded together. Both devices are an ADS130E08 device. Together, the devices create a system with 16 channels. DOUT, SCLK, and DIN are shared. Each device has its own chip select. When a device is not selected by the corresponding \overline{CS} being driven to logic '1', the DOUT of this device is high-impedance. This structure allows the other device to take control of the DOUT bus. This configuration method is suitable for the majority of applications.

Daisy-Chain Mode

Daisy-chain mode is enabled by setting the DAISY_IN bit in the CONFIG1: [Configuration](#page-32-0) Register 1. b shows the daisy-chain configuration. In this mode SCLK, DIN, and CS are shared across multiple devices. The DOUT pin of one device is connected to the DAISY_IN of the other device, thereby creating a chain. One extra SCLK must be issued between each data set. Also, when using daisy-chain mode, the multiple readback feature is not available. Short the DAISY_IN pin to digital ground if not used. describes the required timing for the ADS130E08 shown in . Data from the ADS130E08 appear first on DOUT, followed by a *don't care* bit, and finally by the status and data words from the second ADS130E08 device.

When all devices in the chain operate in the same register setting, DIN can be shared as well. This configuration reduces the SPI communication signals to four, regardless of the number of devices.

a) Standard Configuration

b) Daisy-Chain Configuration

(1) To reduce pin count, set the START pin low and use the START serial command to synchronize and start conversions.

Figure 35. Multiple Device Configurations

FXAS

NSTRUMENTS

Note that from , the SCLK rising edge shifts data out of the ADS130E08 on DOUT. The SCLK rising edge is also used to latch data into the device DAISY_IN pin down the chain. This architecture allows for a faster SCLK rate speed, but also makes the interface sensitive to board-level signal delays. The more devices in the chain, the more challenging it can become to adhere to setup and hold times. An SCLK star-pattern connection to all devices, minimizing DOUT length, and other printed circuit board (PCB) layout techniques helps. Placing delay circuits (such as buffers) between DOUT and DAISY_IN also helps mitigate this challenge. One other option is to insert a D flip-flop between DOUT and DAISY_IN clocked on an inverted SCLK. Also note that daisy-chain mode requires some software overhead to recombine data bits spread across byte boundaries. shows a timing diagram for daisy-chain mode.

Figure 36. Daisy-Chain Timing

The maximum number of devices that can be daisy-chained depends on the data rate at which the device is operated at. The maximum number of devices can be approximately calculated with .

$$
N_{\text{DEVICES}} = \frac{f_{\text{SCLK}}}{152 \times f_{\text{DR}}}
$$

(7)

SPI COMMAND DEFINITIONS

The ADS130E08 provides flexible configuration control. The opcode commands summarized in control and configure device operation. The opcode commands are stand-alone, except for the register read and write operations that require a second command byte plus data. \overline{CS} can be taken high or held low between opcode commands but must stay low for the entire command operation (especially for multibyte commands). System opcode commands and the RDATA command are decoded by the ADS130E08 on the seventh SCLK falling edge. The register read and write opcodes are decoded on the eighth SCLK falling edge. Be sure to follow SPI timing requirements when pulling \overline{CS} high after issuing a command.

Table 5. Command Definitions

WAKEUP: Exit STANDBY Mode

This opcode exits the low-power standby mode; see the [STANDBY:](#page-27-1) Enter STANDBY Mode subsection of the SPI Command [Definitions](#page-27-0) section. Time is required when exiting standby mode (see the [Electrical](#page-2-0) [Characteristics](#page-2-0) for details). **There are no SCLK rate restrictions for this command and it can be issued at any time.** The next command must be sent after a delay of 4 t_{CLK} cycles.

STANDBY: Enter STANDBY Mode

This opcode command enters the low-power standby mode. All parts of the circuit are shut down except for the reference section. The standby mode power consumption is specified in the Electrical [Characteristics](#page-2-0). **There are no SCLK rate restrictions for this command and it can be issued at any time.** Do not send any other commands other than the wakeup command after the device enters standby mode.

RESET: Reset Registers to Default Values

This command resets the digital filter cycle and returns all register settings to the default values. See the [Reset](#page-21-0) [\(RESET\)](#page-21-0) subsection of the SPI [Interface](#page-19-0) section for more details. **There are no SCLK rate restrictions for this command and it can be issued at any time.** 18 t_{CLK} cycles are required to execute the RESET command. Avoid sending any commands during this time.

START: Start Conversions

This opcode starts data conversions. Tie the START pin low to control conversions by command. If conversions are in progress, this command has no effect. The STOP opcode command is used to stop conversions. If the START command is immediately followed by a STOP command, then a gap of 4 $t_{\text{C-K}}$ cycles must be between them. When the START opcode is sent to the device, keep the START pin low until the STOP command is issued. (See the [START](#page-22-0) subsection of the SPI [Interface](#page-19-0) section for more details.) **There are no SCLK rate restrictions for this command and it can be issued at any time.**

STOP: Stop Conversions

This opcode stops conversions. Tie the START pin low to control conversions by command. When the STOP command is sent, the conversion in progress completes and further conversions are stopped. If conversions are already stopped, this command has no effect. **There are no SCLK rate restrictions for this command and it can be issued at any time.**

RDATAC: Read Data Continuous

This opcode enables conversion data output on each DRDY without the need to issue subsequent read data opcodes. This mode places the conversion data in the output register and may be shifted out directly. The read data continuous mode is the device default mode; the device defaults to this mode on power-up.

RDATAC mode is cancelled by the Stop Read Data Continuous command. If the device is in RDATAC mode, an SDATAC command must be issued before any other commands can be sent to the device. There is no SCLK rate restriction for this command. However, the subsequent data-retrieval SCLKs or the SDATAC opcode command should wait at least 4 t_{CLK} cycles for the command to execute. RDATAC timing is shown in . As shows, there is a keep out zone of 4 t_{CLK} cycles around the DRDY pulse where this command cannot be issued in. If no data are retrieved from the device, DOUT and DRDY behave similarly in this mode. To retrieve data from the device after the RDATAC command is issued, make sure either the START pin is high or the START command is issued. shows the recommended way to use the RDATAC command. RDATAC is ideally-suited for applications such as data loggers or recorders where registers are set once and do not need to be reconfigured.

(1) t_{UPDATE} = 4 / f_{CLK} . Do not read data during this time.

Figure 37. RDATAC Usage

SDATAC: Stop Read Data Continuous

This opcode cancels the Read Data Continuous mode. There is no SCLK rate restriction for this command, but the next command must wait 4 t_{C-K} cycles to execute.

RDATA: Read Data

Issue this command after DRDY goes low to read the conversion result (in Stop Read Data Continuous mode). There is no SCLK rate restriction for this command, and there is no wait time needed for subsequent commands or data-retrieval SCLKs. To retrieve data from the device after the RDATA command is issued, make sure either the START pin is high or the START command is issued. When reading data with the RDATA command, the read operation can overlap the next DRDY occurrence without data corruption. shows the recommended way to use the RDATA command. RDATA is best suited for systems where register settings must be read or changed often between conversion cycles.

Figure 38. RDATA Usage

Sending Multibyte Commands

The ADS130E08 serial interface decodes commands in bytes and requires 4 t_{CLK} cycles to decode and execute. Therefore, when sending multibyte commands, a 4-t_{CLK} period must separate the end of one byte (or opcode) and the next.

Assuming CLK is 2.048 MHz, then $t_{SDECODE}$ (4 t_{CLK}) is 1.96 µs. When SCLK is 16 MHz, one byte can be transferred in 500 ns. This byte-transfer time does not meet the $t_{SDECODE}$ specification; therefore, a delay must be inserted so the end of the second byte arrives 1.46 µs later. If SCLK is 4 MHz, one byte is transferred in 2 µs. Because this transfer time exceeds the $t_{SDECODF}$ specification, the processor can send subsequent bytes without delay. In this later scenario, the serial port can be programmed to move from single-byte transfers per cycle to multiple bytes.

RREG: Read From Register

www.ti.com SBAS574 –JULY 2012

This opcode reads register data. The Register Read command is a two-byte opcode followed by the register data output. The first byte contains the command opcode and register address. The second opcode byte specifies the number of registers to read – 1.

First opcode byte: 001r rrrr, where r rrrr is the starting register address.

Second opcode byte: 000n nnnn, where n nnnn is the number of registers to read -1 .

The 17th SCLK rising edge of the operation clocks out the MSB of the first register, as shown in . When the device is in read data continuous mode, an SDATAC command must be issued before the RREG command can be issued. The RREG command can be issued at any time. However, because this command is a multibyte command, there are SCLK rate restrictions depending on how the SCLKs are issued. See the [Serial](#page-19-1) Clock [\(SCLK\)](#page-19-1) subsection of the SPI [Interface](#page-19-0) section for more details. Note that $\overline{\text{CS}}$ must be low for the entire command.

Figure 39. RREG Command Example: Read Two Registers Starting from Register 00h (ID Register) (OPCODE 1 = 0010 0000, OPCODE 2 = 0000 0001)

WREG: Write to Register

This opcode writes register data. The Register Write command is a two-byte opcode followed by the register data input. The first byte contains the command opcode and the register address.

The second opcode byte specifies the number of registers to write -1 .

First opcode byte: 010r rrrr, where r rrrr is the starting register address.

Second opcode byte: 000n nnnn, where n nnnn is the number of registers to write -1 .

After the opcode bytes, the register data follows (in MSB-first format), as shown in . The WREG command can be issued at any time. However, because this command is a multibyte command, there are SCLK rate restrictions depending on how the SCLKs are issued. See the Serial Clock [\(SCLK\)](#page-19-1) subsection of the [SPI](#page-19-0) [Interface](#page-19-0) section for more details. Note that $\overline{\text{CS}}$ must be low for the entire command.

Figure 40. WREG Command Example: Write Two Registers Starting from 00h (ID Register) (OPCODE 1 = 0100 0000, OPCODE 2 = 0000 0001)

Texas
Instruments

SBAS574 –JULY 2012 **www.ti.com**

REGISTER MAP

describes the various ADS130E08 registers.

Table 6. Register Assignments

www.ti.com SBAS574 –JULY 2012

User Register Description

ID: ID Control Register (Factory-Programmed, Read-Only)

Address = 00h

This register is programmed during device manufacture to indicate device characteristics.

CONFIG1: Configuration Register 1

 $Address = 01h$

This register is reserved for device manufacturing.

Bits[7:6] Must be set to '0'

Bit 5 CLK_EN: CLK connection

This bit determines if the internal oscillator signal is connected to the CLK pin when the CLKSEL pin is '1'. 0 = Oscillator clock output disabled (default) 1 = Oscillator clock output enabled

Bits[4:1] Must be set to '0'

Bit 0 Must be set to '1'

Texas
Instruments

SBAS574 –JULY 2012 **www.ti.com**

CONFIG2: Configuration Register 2

Address = 02h

This register configures test signal generation. See the *Input [Multiplexer](#page-11-0)* section for more details.

CONFIG3: Configuration Register 3

 $Address = 03h$

This register configures multireference operation.

34 Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS574&partnum=ADS130E08) Feedback Copyright © 2012, Texas Instruments Incorporated

www.ti.com SBAS574 –JULY 2012

FAULT: Fault Detect Control Register

 $Address = 04h$

This register configures the fault detection operation.

Bits[7:5] COMP_TH[2:0]: Fault detect comparator threshold

These bits determine the fault detect comparator threshold level setting. See the Fault [Detection](#page-39-0) section for a detailed description.

Comparator positive-side threshold

000 = 95% (default) $001 = 92.5\%$ $010 = 90%$ $011 = 87.5%$ $100 = 85%$ $101 = 80%$ $110 = 75%$ $111 = 70%$ **Comparator negative-side threshold**

 $000 = 5%$ (default) $001 = 7.5%$ $010 = 10%$ $011 = 12.5%$ $100 = 15%$ $101 = 20%$ $110 = 25%$ $111 = 30%$

Bits[4:0] Must be set to '0'

CHnSET: Individual Channel Settings (n = 1 to 8)

Address $= 05h$ to $0Ch$

The CH[8:1]SET Control Register configures the power mode, PGA gain, and multiplexer setting channels. See the *Input [Multiplexer](#page-11-0)* section for details. CH[8:2]SET are similar to CH1SET, corresponding to the respective channels (refer to).

Bit 7 PDn: Power-down (n = individual channel number)

This bit determines the channel power mode for the corresponding channel.

- 0 = Normal operation (default)
- 1 = Channel power-down

Bits[6:4] GAINn[2:0]: PGA gain (n = individual channel number)

These bits determine the PGA gain setting.

 $000 = Do$ not use $001 = x1$ $010 = x2$ $011 = Do$ not use $100 = Do$ not use $101 = x8$ $110 = Do$ not use $111 = Do$ not use

Bit 3 Must be set to '0'

Bits[2:0] MUXn[2:0]: Channel input (n = individual channel number)

These bits determine the channel input selection.

- 000 = Normal input (default)
- 001 = Input shorted (for offset or noise measurements)
- $010 = Do$ not use
- 011 = MVDD for supply measurement
- 100 = Temperature sensor
- 101 = Test signal $110 = Do$ not use
- $111 = Do$ not use

FAULT_STATP: Fault Detect Positive Input Status

Address = 12h

This register stores the status of whether a fault condition is present on the positive electrode of each channel. See the Fault [Detection](#page-39-0) section for details. Ignore the LOFF STATP values if the corresponding LOFF SENSP bits are not set to '1'.

Bits[7:0] INnP_FAULT: Input fault status (n = individual channel number)

 $0 = No$ fault present (default) $1 =$ Fault present

FAULT_STATN: Fault Detect Negative Input Status

Address = 13h

This register stores the status of whether a fault condition is present on the negative electrode of each channel. See the Fault [Detection](#page-39-0) section for details. Ignore the LOFF_STATP values if the corresponding LOFF_SENSP bits are not set to '1'.

Bits[7:0] INnN_FAULT: Input fault status (n = individual channel number)

 $0 = No$ fault present (default)

 $1 =$ Fault present

GPIO: General-Purpose IO Register

Address = 14h

This register controls the action of the three GPIO pins.

Bits[7:4] GPIOD[4:1]: GPIO data

These bits are used to read and write data to the GPIO ports.

When reading the register, the data returned correspond to the state of the GPIO external pins, whether they are programmed as inputs or outputs. As outputs, a write to the GPIOD sets the output value. As inputs, a write to the GPIOD has no effect.

Bits[1:0] GPIOC[4:1]: GPIO control (corresponding to GPIOD)

These bits determine if the corresponding GPIOD pin is an input or output.

 $0 =$ Output

 $1 =$ Input (default)

POWER-MONITORING SPECIFIC APPLICATIONS

All ADS130E08 channels are independently configurable, allowing any channel to be selected for voltage or current monitoring. Also, the simultaneously sampling capability of the device allows both current and voltage to be monitored at the same time. The full-scale differential input voltage of each channel is determined by the PGA gain setting (see the CHnSET: [Individual](#page-35-0) Channel Settings section) for the respective channel and V_{REF} (see the CONFIG3: [Configuration](#page-33-1) Register 3 section). summarizes the full-scale differential input voltage range for an internal V_{RFF} .

V_{REF}	PGA GAIN	FULL-SCALE DIFFERENTIAL INPUT VOLTAGE (V_{PP})	RMS VOLTAGE [= FSDI / $(2\sqrt{2})$] (V _{RMS})
2.4V		4.8	1.698
		2.4	0.849
		0.6	0.212
4.0 V		8.0	2.828
		4.0	1.414
			0.354

Table 7. Full-Scale Differential Input (FSDI) Voltage Summary

CURRENT SENSING

shows a simplified diagram of typical configurations used for current sensing with a Rogowski coil, current transformer (CT), or an air coil that outputs a current or voltage. In the case of current-output transformers, the burden resistors (R1) are used for current-to-voltage conversion. The burden resistor output is connected to the ADS130E08 INP and INN inputs through an antialiasing RC filter for current sensing. In the case of voltageoutput transformers (such as certain types of Rogowski coils), the transformer output terminals are directly connected to the ADS130E08 INP and INN inputs through an antialiasing RC filter for current sensing. The common-mode bias voltage (AVDD + AVSS) / 2, can be obtained from the ADS130E08 by either configuring the internal op amp in a unity-gain configuration using the R_F resistor and setting bit 3 of CONFIG3: [Configuration](#page-33-1) [Register](#page-33-1) 3, or it can be generated externally with a simple resistor divider network between the positive and negative supplies.

The resistor R1 value for the current-output transformer, the output voltage (V) for the voltage-output transformer, and the turns ratio of the transformer should be carefully selected so as not to exceed the ADS130E08 FSDI range (see). Furthermore, these values should not saturate the transformer over the full operating dynamic range of the energy meter. a shows differential input current sensing and b shows single-ended input sensing.

VOLTAGE SENSING

shows a simplified diagram of commonly-used differential and single-ended methods of voltage sensing. A resistor divider network is used to step down the line voltage within the acceptable input range of the ADS130E08 and then directly connect to the inputs (INP and INN) through an antialiasing RC filter formed by resistor R3 and capacitor C. The common-mode bias voltage (AVDD + AVSS) / 2, can be obtained from the ADS130E08 by either configuring the internal op amp in a unity-gain configuration using the R_F resistor and setting bit 3 of CONFIG3: [Configuration](#page-33-1) Register 3, or it can be generated externally by using a simple resistor divider network between the positive and negative supplies.

In either case presented in (a for a differential input and b for a single-ended input), the line voltage is divided down by a factor of [R2 / (R1 + R2)]. R1 and R2 values must be carefully chosen so that the voltage across the ADS130E08 inputs (INP and INN) does not exceed the ADS130E08 FSDI range (see) over the full operating dynamic range of the energy meter.

Figure 42. Simplified Voltage Sensing Connections

FAULT DETECTION

The ADS130E08 has integrated comparators that can be used in conjunction with the external pull-up or pulldown resistors (R) to detect various fault conditions. The basic principle is to compare the input voltage with the voltage set by the 3-bit DAC fault comparator, as shown in . The comparator trigger threshold level is set by the COMP_TH[2:0] bits in the FAULT register. Assuming that the ADS130E08 is powered from a ±2.5-V supply and COMP_TH[2:0] = 000 (95% and 5%), the high-side trigger threshold is set at +2.25 V [equal to AVSS + (AVDD + AVSS) \times 95%] and the low-side threshold is set at -2.25 V [equal to AVSS + (AVDD + AVSS) \times 5%]. The threshold calculation formula applies to unipolar as well as bipolar supplies.

A fault condition, such as an input signal going out of a predetermined range, can be detected by setting the appropriate threshold level using the COMP_TH[2:0] bits. An open-circuit fault at the INP or INN pin can be detected by using the external pull-up and pull-down resistors, which rails the corresponding input when the input circuit breaks, causing the fault comparators to trip. To pinpoint which of the inputs is out of range, the status of the FAULT_STATP and FAULT_STATN registers can be read, which is available as part of the output data stream; see the *Data Output [\(DOUT\)](#page-20-0)* subsection of the *SPI [Interface](#page-19-0)* section.

Figure 43. Fault Detect Comparators

www.ti.com SBAS574 –JULY 2012

QUICK-START GUIDE

PCB LAYOUT

Power Supplies and Grounding

The ADS130E08 has three supplies: AVDD, AVDD1, and DVDD. Both AVDD and AVDD1 should be as quiet as possible. AVDD1 provides the supply to the charge pump block and has transients at f_{CLK} . Therefore, AVDD1 and AVSS1 are recommended to be star-connected to AVDD and AVSS. It is important to eliminate noise from AVDD and AVDD1 that is non-synchronous with the ADS130E08 operation. Each ADS130E08 supply should be bypassed with 10-μF and a 0.1-μF solid ceramic capacitors. It is recommended that placement of the digital circuits (such as DSPs, microcontrollers, and FPGAs) in the system be done such that the return currents on those devices do not cross the ADS130E08 analog return path. The ADS130E08 can be powered from unipolar or bipolar supplies.

The capacitors used for decoupling can be surface-mount, low-cost, low-profile multilayer ceramic capacitors. In most cases the VCAP1 capacitor can also be a multilayer ceramic. However, in systems where the board is subjected to high- or low-frequency vibration, it is recommend that a non-ferroelectric capacitor such as a tantalum or class 1 capacitor (C0G or NPO for example) be installed. EIA class 2 and class 3 dielectrics (such as X7R, X5R, and X8R) are ferroelectric. The piezoelectric property of these capacitors can appear as electrical noise coming from the capacitor. When using the internal reference, noise on the VCAP1 node results in performance degradation.

Connecting the Device to Unipolar (+3 V or +1.8 V) Supplies

shows the ADS130E08 connected to a unipolar supply. In this example, the analog supply (AVDD) is referenced to analog ground (AVSS) and the digital supplies (DVDD) are referenced to digital ground (DGND).

NOTE: Place the capacitors for supply, reference, and VCAP1 to VCAP4 as close to the package as possible.

Figure 44. Single-Supply Operation

Connecting the Device to Bipolar (±1.5 V or 1.8 V) Supplies

illustrates the ADS130E08 connected to a bipolar supply. In this example, the analog supplies connect to the device analog supply (AVDD). This supply is referenced to the device analog return (AVSS), and the digital supply (DVDD) is referenced to the device digital ground return (DGND).

NOTE: Place the capacitors for supply, reference, and VCAP1 to VCAP4 as close to the package as possible.

Figure 45. Bipolar Supply Operation

Shielding Analog Signal Paths

As with any precision circuit, careful PCB layout ensures the best performance. It is essential to make short, direct interconnections and avoid stray wiring capacitance—particularly at the analog input pins and AVSS. These analog input pins are high-impedance and extremely sensitive to extraneous noise. The AVSS pin should be treated as a sensitive analog signal and connected directly to the supply ground with proper shielding. Leakage currents between the PCB traces can exceed the ADS130E08 input bias current if shielding is not implemented. Digital signals should be kept as far as possible from the analog input signals on the PCB.

POWER-UP SEQUENCING

Before device power-up, all digital and analog inputs must be low. At the time of power-up, all of these signals should remain low until the power supplies have stabilized, as shown in . At this time, begin supplying the master clock signal to the CLK pin. Wait for time t_{POR} , then transmit a RESET pulse. After releasing RESET, the configuration register must be programmed (see the CONFIG1: [Configuration](#page-32-0) Register 1 subsection of the [Register](#page-31-0) Map section for details). The power-up sequence timing is shown in .

Figure 46. Power-Up Timing Diagram

Table 8. Power-Up Sequence Timing

SETTING THE DEVICE FOR BASIC DATA CAPTURE

This section outlines the procedure to configure the device in a basic state and capture data. This procedure is intended to put the device in a data sheet condition to check if the device is working properly in the user system. This procedure is recommended to be followed initially to get familiar with the device settings. When this procedure is verified, the device can be configured as needed. For details on the timings for commands refer to the appropriate sections in the data sheet. The flow chart of details the initial configuration and setup of the ADS130E08.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS
INSTRUMENTS

TAPE DIMENSIONS

TAPE AND REEL INFORMATION

*All dimensions are nominal

TEXAS
INSTRUMENTS

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2012

*All dimensions are nominal

MECHANICAL DATA

MTQF006A – JANUARY 1995 – REVISED DECEMBER 1996

PAG (S-PQFP-G64) PLASTIC QUAD FLATPACK

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

LAND PATTERN DATA

Β. This drawing is subject to change without notice.

- С. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated